Pawan C.

Experienced on FPGA Design ( Xilinx/Altera ) , Xilinx -spartan 6 , Cyclone II , RTL coding FPGA/ASIC , Simulation using Model Sim , Debugging using Chipscope. Experienced on Micro architect of IP ( ASIC ) .