EXPLORE

Data Entry Data Processing Electronics Excel Verilog / VHDL
Profile cover photo
User Avatar

Awais K.

@AwaisKarim

0.0
0

0.0

0.0

0%

Digital Design and Verification Engineer

$30 USD / Hour

Flag of

Malaysia (9:17 AM)

Joined on March 26, 2010

$30 USD / Hour

My expertise are 1. RTL designing 2. Verilog 3. OVM 5. Functional verification and BFM development. 6. Functional coverage, code coverage and assertions

Reviews
0 Reviews

No reviews to see here!

Verifications

Registered Users

Total Jobs Posted

Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)

Copyright © 2026 Freelancer Technology Pty Limited (ACN 142 189 759)