Suljettu

DVLSI project 'ASIC design of face detection using haar wavelet'.

2 freelanceria on tarjonnut keskimäärin 21250₹ tähän työhön

Ahmed8033

Hi, i have seen your project, i have experience in Verilog coding, I have also experience with Image processing.

₹12500 INR 7 päivässä
(1 arvostelu)
0.3
FSFH

Design Engineer with Experience in large scale complex systems development with practicing in Verilog, SystemVerilog, Porgramming Firmware, C, C++. Let's Discuss further.

₹30000 INR 30 päivässä
(0 arvostelua)
0.0