Suljettu

design of wallace multiplier using energy efficient adder

Required VHDL design and implementation of Wallace multiplier using a new kind of adder.

Taidot: Verilog / VHDL

Näytä lisää: using autocad graphic design, using effects graphic design, using effects web design, using effects website design

About the Employer:
( 2 reviews ) PHOENIX, United States

Projektin tunnus: #8648875

14 freelanceria on tarjonnut keskimäärin 226 $ tähän työhön

ahmedmohamed85

Dear sir I have more than 8 years experience in digital design using vhdl please check my profile also please message me so that we can discuss Best regards

231 $ USD 7 päivässä
(212 arvostelua)
7.4
loi09dt1

A proposal has not yet been provided

300 $ USD 10 päivässä
(73 arvostelua)
6.1
kamranbabarnust2

I had done MS in Digital System Design. Also i had 8+ years of experience in the field of FPGA, VHDL and Veriog HDL. Also i had worked on several multiplier like Wallace tree multiplier, Dada tree multiplier, Booth Mul Lisää

35 $ USD 1 päivässä
(64 arvostelua)
5.8
ducdctoandh

I would like to bid this job because I am really suitable for job description: First: I am an Electronics engineer who is very familiar with Mathlab/VHDL/Verilog. In fact, I have done so many project of VHDL/Verilog(K Lisää

200 $ USD 3 päivässä
(24 arvostelua)
4.7
uetian09ee506

I am an Electrical Engineer having specialization in Electronics and Control, teaching in Electrical Department at FAST National University Pakistan. I am also continuing my MS degree in Electrical Engineering with spe Lisää

300 $ USD 10 päivässä
(30 arvostelua)
4.9
SANGITAR

i am proficient in VHDL with 100 percent completion rate. Expertise in designing synthesizable constructs using VHDL and Verilog

333 $ USD 20 päivässä
(3 arvostelua)
4.1
atharbaig6167

A proposal has not yet been provided

222 $ USD 1 päivässä
(6 arvostelua)
3.2
PrinceJion

A proposal has not yet been provided

194 $ USD 3 päivässä
(1 arvostelu)
2.1
AHTAL

More than 15 years of experience in Design and implementation in RTL. Would like to understand the new Adder which is requested in the project to implement the required design.

250 $ USD 7 päivässä
(0 arvostelua)
0.0
crazyconfusedguy

I have done research work in VLSI and have made different designs of processors using VHDL. I also have many International Conference Publications related to VHDL and have a depth knowledge in it. I can design an ef Lisää

200 $ USD 3 päivässä
(0 arvostelua)
0.0
sarathve

I have more than 10 years of professional experience in VLSI domain. I also have experience in FPGAs so I can build the circuit and test it in hardware. The specification has a mention of "Energy efficient Adder". I Lisää

194 $ USD 10 päivässä
(0 arvostelua)
0.0
korra76

I have already an implementation of the Wallace multiplier 4bits written in VHDL. It can be updated to the bits required (not specified) and can be updated with the new adder

283 $ USD 10 päivässä
(0 arvostelua)
0.0
ermsd1988

I am a expert in VHDL based design have developed massive pipelined design before and have worked on Custom low-latency Adder designs like CSA. Kindly specify your requirements in more details. I'm sure i can do it eas Lisää

250 $ USD 3 päivässä
(0 arvostelua)
0.0
hassenloukil

Aucune proposition n'a encore été fournie.

166 $ USD 10 päivässä
(0 arvostelua)
0.0