It is required to design a 4-bit binary divider. The division can be limited to un-signed numbers only. Feel free to implement the divider by any architecture you like, but be sure to understand and be able to verify the operation of the selected architecture. Fig. 1 shows a binary division example to recap the binary division process.
-Structural and behavioral codes for the binary divider using VHDL.
-Testbench code testing as many divisions as possible. Different inputs that output different
quotients and remainders should be tested too.
-Synthesis of written code and verified post-layout simulation.
-Fastest and most-efficient architectures.
-Added features e.g. signed and floating point division.
11 freelanceria on tarjonnut keskimäärin %project_bid_stats_avg_sub_26% %project_currencyDetails_sign_sub_27% tähän työhön
As a computer engineering student I have experience with VHDL student projects. Project will be written for Spartan-6 architecture, synthesizable, well tested and documented.
I have 15 years of VHDL design experience. I've been teaching for several years. I've done the SDR projects. I know how to write an optimal vendor independent VHDL Codes.
Hello i am an electronics engineer specialized in Digital IC deign.. I did lots of projects using VHDL /verilog..I can do your project correctly and efficiently as you asked ..for more details contact me