Given the Open Cores from the open cores project I want a simple module that is able to do the following on a Xilinx ZedBoard:
1. Given 256 bit BITKEY, scramble the input with a hard coded IDKEY in the FPGA and provide a AESKEY
2. The same response needs to be piped to an AES256 module from OPEN CORES in order to encrypt/decrypt a stream of data
1. 256 BITKEY
2. selector BIT for encrypt decrypt (the output needs an XOR for decrypt)
3. stream of data as 256 bit 'chunks'. The architecture here should be trivial to support a driver easily.
1. 256 AESKEY
2. stream of encrypted/decrypted data as 256 'chunks'
This should be the bulk of the work; There needs to be diagrams and specifications for reproduction on another ZedBoard. This should include:
1. Layout of blocks
2. FPGA registers used and how the driver should interact with them
3. Maximum bandwidth achieved
4. Tests that were executed to prove design and plots of the execution of these tests. A test suite should be present for both encryption and decryption with different IDKEY.
To expand on deliverable details:
The 'chunks' are smaller when being pipped in the AXI interface. The manner in which data is split up is up for efficiency is up to the designer.
AXI logic needs to be completed in order for a 32 bit Ubuntu Linux running on the zedboard to call the encryption, decryption on PL side.
There needs to be a driver implemented for the linux 32 bit for the two calls to go through in C++ code. The input for this function call should be the data that is being encrypted/encrypted in some type of buffered structure, the BITKEY, the bool selector BIT flag.
6 freelanceria on tarjonnut keskimäärin %project_bid_stats_avg_sub_26% %project_currencyDetails_sign_sub_27% tähän työhön
I m 4+ years experienced in Fpga IP core development.I have also worked on AES and sha implementation in past.I have worked on platform Zynq 7000