Suodata

Viimeisimmät hakuni
Suodatusperuste:
Budjetti
asti
asti
asti
Tyyppi
Taidot
Kielet
    Työn tila
    1 löydetyt työt

    I'm looking for a skilled developer to code in VHDL or Verilog for an GNSS related jamming resistance project. The primary objective is to enhance resistance to interference. Key Requirements: - Expertise in VHDL/Verilog - Experience signal processing - Ability to improve interference resistance Please include past work in your application. The project needs to be completed within a month.

    €1190 Average bid
    €1190 Keskimäär. tarjous
    18 tarjoukset

    Sinulle suositellut artikkelit