Suodata

Viimeisimmät hakuni
Suodatusperuste:
Budjetti
asti
asti
asti
Tyyppi
Taidot
Kielet
    Työn tila
    2,885 verilog vhdl työtä löytyi, hinnoittelu EUR
    Simple VHDL task Loppunut left

    Simple VHDL taskSimple VHDL taskSimple VHDL taskSimple VHDL taskSimple VHDL taskSimple VHDL taskSimple VHDL taskSimple VHDL taskSimple VHDL taskSimple VHDL taskSimple VHDL taskSimple VHDL taskSimple VHDL task

    €79 (Avg Bid)
    €79 Keskimäär. tarjous
    1 tarjoukset

    ...Evaluating its speed, throughput, area, power consumption, and energy efficiency and comparing the results to Grain-128 and Trivium. I am looking for a candidate expert on VHDL/Verilog and with a Virtex-5 board to work on ISE 14.7. We will use ModelSim and Xilinx ISE tools in this project. The deliverables will be: a. code b. testbenches c. measurements

    €174 (Avg Bid)
    €174 Keskimäär. tarjous
    1 tarjoukset
    Bug-fix/Update FPGA Miner 6 päivää left
    VARMENNETTU

    Bug-fix Mining App and FPGA-VHDL Project. You have to fix the mining App what is written in C and running on a Linux server. And fix on the FPGA side the PLL and add multicores.

    €578 (Avg Bid)
    €578 Keskimäär. tarjous
    3 tarjoukset

    I would like to implement a calculator which takes inputs from the ps2 keyboard and displays them on 7 segment.

    €51 (Avg Bid)
    €51 Keskimäär. tarjous
    5 tarjoukset

    Tutor/Mentor Required(Online): -- Good knowledge of Embedded c/c++ and VHDL -- Good Experience with Renesas Microcontrollers and e2 Studio

    €6 / hr (Avg Bid)
    €6 / hr Keskimäär. tarjous
    9 tarjoukset

    Muktiplexer of 2 to 1 in vhdl using tje software xillinix

    €18 (Avg Bid)
    €18 Keskimäär. tarjous
    3 tarjoukset

    more details will be given in the chat only serious expert and my maximum budget for this task is $100

    €49 (Avg Bid)
    €49 Keskimäär. tarjous
    24 tarjoukset

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €910 (Avg Bid)
    €910 Keskimäär. tarjous
    4 tarjoukset

    hello, everyone i would like to hire fpga and verilog experts if you have experience on fpga, please bid on my project. thanks.

    €466 (Avg Bid)
    €466 Keskimäär. tarjous
    20 tarjoukset

    The task is to develop the implementation of the keccak256 algorithm for FPGA XILINX xcku035-1ffva1156c. Verilog / VHDL development language (Xilinx Vivado Design Suite) Functional check on any available board. Requirements for implementation: 1. The algorithm should work in accordance with [kirjaudu nähdäksesi URL:n]; a. The source can

    €550 (Avg Bid)
    €550 Keskimäär. tarjous
    3 tarjoukset
    find fpga projects Loppunut left

    Hi somebody needed for find fpga (verilog-vhdl) remote projects I paid 20% commission for each project

    €406 (Avg Bid)
    €406 Keskimäär. tarjous
    10 tarjoukset

    need report on vhdl of 4 bit alu

    €86 (Avg Bid)
    €86 Keskimäär. tarjous
    23 tarjoukset

    Hi,eveyone.I need a signal processing coding for my work using altra quartus II and VHDL.

    €83 (Avg Bid)
    Salassapitosopimus
    €83 Keskimäär. tarjous
    7 tarjoukset
    Matlab Codnig Loppunut left

    I need the matlab developer and verilog developer

    €550 (Avg Bid)
    €550 Keskimäär. tarjous
    17 tarjoukset

    Implementation of 4 bit alu in VHDL using the software Xillinix ISE I Need report on circuits diagrams, truth table, and simulations results the structure report should go by 1-introduction 2-block diagram 3-Technical Words 4-Implementations 5-Results 6-Conclusion

    €123 (Avg Bid)
    €123 Keskimäär. tarjous
    6 tarjoukset

    hi, everyone i would like to hire fpga and verilog expert if you have experience on fpga, please bid. thanks.

    €457 (Avg Bid)
    €457 Keskimäär. tarjous
    24 tarjoukset
    16-point FFT Loppunut left

    verilog code for radix-4 16 point fft

    €13 (Avg Bid)
    €13 Keskimäär. tarjous
    8 tarjoukset
    FFT working in VHDL Loppunut left

    I want a VHDL code to achieve a N point FFT

    €121 (Avg Bid)
    €121 Keskimäär. tarjous
    16 tarjoukset

    i want a verilog coding regarding radix-4 16 point FFT. so i need expert help.

    €14 (Avg Bid)
    €14 Keskimäär. tarjous
    4 tarjoukset
    Trophy icon Explanation of VHDL code Loppunut left

    I have a VHDL code.. I need someone to explain that code in detail to me.. what stuff it is doing on board..

    €9 (Avg Bid)
    Taattu
    €9
    0 työtä

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €10426 (Avg Bid)
    €10426 Keskimäär. tarjous
    2 tarjoukset

    Hi Ahmed M., Write VHDL code for frequency comparison on threshold base after the FFT_64 block in my code, the threshold will be defined by user through VIO or uart. The results should be verified on ILA in Hz. Also comment every line of code.

    €44 / hr (Avg Bid)
    €44 / hr Keskimäär. tarjous
    1 tarjoukset

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €9135 (Avg Bid)
    €9135 Keskimäär. tarjous
    1 tarjoukset

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €786 - €793
    €786 - €793
    0 tarjoukset

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €776 - €776
    €776 - €776
    0 tarjoukset

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €777 - €777
    €777 - €777
    0 tarjoukset

    Initial Milestone : Write VHDL code for frequency comparison on threshold base after the FFT_64 block in my code, the threshold will be defined by user through VIO or uart. The results should be verif on ILA

    €154 (Avg Bid)
    €154 Keskimäär. tarjous
    1 tarjoukset

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €788 (Avg Bid)
    €788 Keskimäär. tarjous
    3 tarjoukset

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    €647 - €776
    €647 - €776
    0 tarjoukset

    Hi Ahmed M., I noticed your profile and would like to offer you my project. We can discuss any details over chat. I'm a friend of Alessandro that contact you for a mini ...Ahmed M., I noticed your profile and would like to offer you my project. We can discuss any details over chat. I'm a friend of Alessandro that contact you for a mini project of VHDL

    €50 (Avg Bid)
    €50 Keskimäär. tarjous
    1 tarjoukset

    Hello That I want is a basic uart communication with fifo buffer I have a small code ready At last I want a small call for explain

    €49 (Avg Bid)
    €49 Keskimäär. tarjous
    4 tarjoukset
    reviewing a code Loppunut left

    hi all how are you? this is a verilog question whats output base on testbench? the codes are in txt file

    €46 (Avg Bid)
    €46 Keskimäär. tarjous
    1 tarjoukset

    CS 223 Digital Design: Smart Evacuation Elevator (System Verilog) Ödevin 21 Aralık 2018'e yetişmesi gerekiyor. Ödev hakkında bilgi için lütfen iletişime geçiniz.

    €132 (Avg Bid)
    €132 Keskimäär. tarjous
    3 tarjoukset

    Need to implement 16 point FFT in Verilog (Xillinx) , and use memory based LUT optimization , using the research paper attached to optimize the 16 point FFT, and compare the Area and Timing of both the optimized and un-optimized implementation. Will need a small write-up comparing both the results , complete source code of both the implementations.

    €137 (Avg Bid)
    €137 Keskimäär. tarjous
    6 tarjoukset
    SPI Master Loppunut left

    I want SPI master in VHDL for writing and reading from flash IS25WP032

    €164 (Avg Bid)
    €164 Keskimäär. tarjous
    15 tarjoukset
    Verilog Expert Loppunut left

    I need urgent work requires Verilog expertise. It also includes a short report. More details on chat.

    €53 (Avg Bid)
    €53 Keskimäär. tarjous
    20 tarjoukset

    I need to generate a code from C++ to VHDL Using GPU.

    €165 (Avg Bid)
    €165 Keskimäär. tarjous
    7 tarjoukset

    I need to design a 4 bit adder in verilog. I will provide more details in the chat.

    €31 (Avg Bid)
    €31 Keskimäär. tarjous
    6 tarjoukset
    VHDL FPGA Project Loppunut left

    This Project focuses on the use of VHDL language to describe a simple design and to verify its correct operation through test benches and simulations. The implementation on a specific FPGA has to allow also to obtain additional information of consumption, frequency of operation, etc. In short, it is a matter of following a design process as close to

    €652 (Avg Bid)
    €652 Keskimäär. tarjous
    6 tarjoukset
    Vhdl project Loppunut left

    It is a cluster related vhdl project.

    €249 (Avg Bid)
    €249 Keskimäär. tarjous
    13 tarjoukset

    Objective is to develop one VLSI Architecture and Verilog code for Algorithm-1(2D-SRNCP) [1] with Derivative variance correlation map for given two 256*256 synthesized & one SAR real time image. Implementation should be done in Matlab@Simulink and Xilinx@ System Generator environment. Implement above algorithm on FPGA Board & GPU. Simulation results

    €123 (Avg Bid)
    €123 Keskimäär. tarjous
    2 tarjoukset

    VHDL implemented in altera de2 board

    €295 (Avg Bid)
    €295 Keskimäär. tarjous
    5 tarjoukset

    Our group wants to implement a game using altera de2 cyclone ii board. Please see the attached file for the details of the game to be implemented.

    €69 (Avg Bid)
    €69 Keskimäär. tarjous
    3 tarjoukset

    A very simple processor is designed, need to write vhdl codes(few components already written) for it and implement the microprogrammed Control unit.

    €22 (Avg Bid)
    €22 Keskimäär. tarjous
    4 tarjoukset

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    €77 (Avg Bid)
    €77 Keskimäär. tarjous
    5 tarjoukset
    €23 Keskimäär. tarjous
    4 tarjoukset
    €26 Keskimäär. tarjous
    6 tarjoukset

    The parking system has 4 levels, level 1 for admins and disabled, level 2 for staff and disabled, level 3 for visitors and disabled, level 4 for visitors.. we two gates in each level (the gate is a pair of IR sensor) , one gate for entrance and the other for exit.. moreover we have camera and monitor near the entrance gate of level 1 , the camera detects the type of car that entering the parking a...

    €157 (Avg Bid)
    €157 Keskimäär. tarjous
    7 tarjoukset
    €9 Keskimäär. tarjous
    1 tarjoukset