Suodata

Viimeisimmät hakuni
Suodatusperuste:
Budjetti
asti
asti
asti
Tyyppi
Taidot
Kielet
    Työn tila
    4,914 verilog ascii työtä löytyi, hinnoittelu EUR

    I need some changes to an existing website. Convert existing website to have ascii text files as the values if drop down lists

    €105 (Avg Bid)
    €105 Keskimäär. tarjous
    20 tarjoukset

    ...my exe program taken all tcp or upd protocol from server[all protocol coming gps navigation need just open all port only] by our software system [software already have ascii and hex decode] and post it a all value in a proper server page .[page build by php no need code on php just send all data by get method on a proper server page only]. need

    €171 (Avg Bid)
    €171 Keskimäär. tarjous
    5 tarjoukset
    verilog project Loppunut left

    mtech Verilog project

    €18 (Avg Bid)
    €18 Keskimäär. tarjous
    19 tarjoukset

    Write an extension, that, based on the number provided in a.x.y.z format builds me a frame, inside which a non ascii set of characters are inserted and displayed in the middle of editing a libreoffice writer document. These utf-8 strings would be pulled from a dictionary (or a database) uploaded by the coder, in the given extension.

    €91 (Avg Bid)
    €91 Keskimäär. tarjous
    3 tarjoukset

    looking for someone who can convert Open CL algorithm into FPGA Verilog project

    €158 (Avg Bid)
    €158 Keskimäär. tarjous
    7 tarjoukset

    Only experienced developer in FPGA mining and OpenCL GPU mining. I am looking for a freelancer who can convert Open CL algorithm into FPGA Verilog project.

    €2487 (Avg Bid)
    €2487 Keskimäär. tarjous
    15 tarjoukset

    we wish to Convert Altium Designer ver 10 Project files to Altium ASCII v5 format for import into EasyEDA. [kirjaudu nähdäksesi URL:n]

    €13 (Avg Bid)
    €13 Keskimäär. tarjous
    2 tarjoukset

    I need a small Python script to edit ASCII files based on input parameters. The ASCII files consist of structured text lines with date and time, and the script will need to shift the time (and possibly the date if the new time falls within the previous day or the following one) of lines within specific dates, based on given input parameters. The full

    €83 (Avg Bid)
    €83 Keskimäär. tarjous
    26 tarjoukset

    my company is going to build a website for the asic verification. we need a technical content writer who knows the Verilog, system Verilog,uvm and ovm industry subjects.

    €91 (Avg Bid)
    €91 Keskimäär. tarjous
    12 tarjoukset

    ...like OCR. 5. Editing is not allowed in any page. I want exact copy of notepad file same as jpg file. 6. Fonts- Times New Roman, Font style-Regular, Size-10 and encoding- ASCII character. 7. Incomplete work is not acceptable, No payment for incomplete work. 8. I will release my milestone payment only after checking your Quality Report. The time duration

    €7 / hr (Avg Bid)
    €7 / hr Keskimäär. tarjous
    9 tarjoukset

    implement Hough transform algorithm with FPGA with verilog in ISE input = 8*8 binary image

    €89 (Avg Bid)
    €89 Keskimäär. tarjous
    2 tarjoukset

    ...pic16f877a microcontroller, arduino projects with code, arduino projects for engineering students, arduino projects pdf, arduino projects 2018, arduino sprintf, arduino print ascii character, arduino serial write, arduino printf, arduino println f, arduino f() macro, arduino format string, arduino print vs println, write php code xsl file, arduino code

    €1313 (Avg Bid)
    Paikallinen
    €1313 Keskimäär. tarjous
    2 tarjoukset

    ...the mics into FPGA-board, and stream this recording to either SD-card or as some other type of output. I need consulting about the possible output-types, and then the HDL/Verilog coding to do the recording, convert PDM-to-PCM (16 bit) and output all 6 microphones Not sure I will be able to supply a remotely-accessible computer connected to the FPGA+mics

    €18 / hr (Avg Bid)
    €18 / hr Keskimäär. tarjous
    9 tarjoukset
    verilog assignment Loppunut left

    Hello, i need help with an assignment for verilog. Specifically I need to continue with an RISC-V ALU that I am required to make. Then after I am done with the executions, I need to make a Fetch, Decode and Writeback code. We can talk so I can explain more of the files given to us and for any questions. Some is the work that I have done so far. I am

    €115 (Avg Bid)
    €115 Keskimäär. tarjous
    12 tarjoukset

    Requirements: - Proficient in Verilog/VDHL and C/C++ - Experienced with Xilinx Vivado - Experienced in debugging on ILA/JTAG Preferred Qualifications: - Familiar with AXI interface - Familiar with wireless communication system VLNComm has several current working FPGA projects and one incomplete FPGA project in development on the topic of visible

    €3898 (Avg Bid)
    €3898 Keskimäär. tarjous
    27 tarjoukset
    Project for Ihar I. Loppunut left

    ...Laptop SSD and then invoke our OpenCV toolset to process the same. Once the metrics have been generated within Open CV, we intend to export this string of five csv values, in ASCII format, to our automated sorting application. If this sounds like something that you might be interested in, please mail be back and advise me accordingly. If so, I can quickly

    €110 (Avg Bid)
    €110 Keskimäär. tarjous
    1 tarjoukset

    ...Laptop SSD and then invoke our OpenCV tools to process the same. Once the metrics have been generated within Open CV, we intend to export this string of five values, in csv / ASCII format, to our automated sorting application. If this sounds like something that you might be interested in, please mail be back and advise me accordingly. If so, I can prepare

    €9 (Avg Bid)
    €9 Keskimäär. tarjous
    1 tarjoukset
    XML generation Loppunut left

    Create a XML file from a LOG file in txt ascii format. The program has to able to fill XML using the following structure: <NewDataSet> <Data> <Date>020818</Date> <Time>153203</Time> <Latitude>-22.988853</Latitude> <Longitude>-69.067215</Longitude> <SpeedGPS>0.0</SpeedGPS> <HeadingGPS>0&...

    €100 (Avg Bid)
    €100 Keskimäär. tarjous
    36 tarjoukset

    Науково-дослідний проект в галузі неруйнівного контролю. ____________________________________________________________ Scientific research project in the field of non-destructive testing.

    €343 (Avg Bid)
    €343 Keskimäär. tarjous
    3 tarjoukset

    I know where the notes are, they are stored in a encryptedencoded format in one of the tables. I can extract them but the ascii text that makes the note data is all encoded by some hash or something. I need someone who is familiar with the method used to encode the data and can provide a method to decode DO NOT BID IF YOU HAVE NEVER WORKED WITH THIS

    €22 (Avg Bid)
    €22 Keskimäär. tarjous
    1 tarjoukset

    Verilog expert required for task on Digital Systems Deadline 2 Days Budget 30 usd. Details will be shared with interesting bidders

    €57 (Avg Bid)
    €57 Keskimäär. tarjous
    18 tarjoukset

    ...or otherwise: String test = "IN;IP;SP1;PU0,0;PD100,0,100,100,0,100,0,0;PU50,50;"; (I have the files HPGL files containing the commands) And it should send the string in ASCII chars to the plotter using the 'Android Developers' specificacions, somewhat like this: private void print(final UsbDeviceConnection connection, final UsbInterface usbInterface)

    €187 (Avg Bid)
    €187 Keskimäär. tarjous
    7 tarjoukset
    Teraterm GUI Skin Loppunut left

    ...allows the user to adjust a number of variables via a USB serial port. I'm currently using an open source Terminal program called Terra term to talk to the device using a simple ASCII command e.g. A = 50.123 followed by a carriage return. There are 19 variables (A to T) which at the present time require the user to input a numeric value manually using the

    €368 (Avg Bid)
    €368 Keskimäär. tarjous
    19 tarjoukset

    ...INFILE, and then save into a log table the results (pull_log). Requirements: - The sftp key shall be retrieved from mysql - Transfer shall make sure the content is only text ascii - Files bigger than 20M shall be dropped (max size defined in config) - Post comments in the scripts (file2) Also, I need a another script I would call via jquery/Ajax with

    €165 (Avg Bid)
    €165 Keskimäär. tarjous
    10 tarjoukset

    ...fix what need to be fixed, for example shipment method now give only wholesale shipment method 2 type, need to add other option as well. in the end I need to receive clean ASCII file base on clean cod in order, the "." (point) should be always in order to same line in a row like attach txt file and some more instruction I will give. there is another

    €136 (Avg Bid)
    €136 Keskimäär. tarjous
    15 tarjoukset

    I need a script written to access a public domain API, to return data in an easily edited format, in ASCII (due to certain special characters) with as much data as possible. This, for the right skillset, should be a quick and easy job.

    €27 (Avg Bid)
    €27 Keskimäär. tarjous
    7 tarjoukset
    update xml file Loppunut left

    ...simple program that can take an XML file and update three values, creating a new XML file using additional data provided in a text file. 1.- Files required: .xml and .pos (ascii text file) Check attached files to identify structures 2.-Create a new XML with the same structure and fill it with data as described below 3.- Read Time in XML file and check

    €69 (Avg Bid)
    €69 Keskimäär. tarjous
    13 tarjoukset

    FPGA TCPIP implementation using Verilog

    €18 / hr (Avg Bid)
    €18 / hr Keskimäär. tarjous
    15 tarjoukset

    ...STM32F103 and STP16CPC26XTR (16 channels led driver controller) The software can receive information via RS485 (serial port) and CAN BUS. You can receive 5 frames: Left Text (5 ASCII char) (5 bytes) Right Text (5 ASCIIchar) (5 bytes) State of linear bar, state of curved bar and state of arrows and central LEDs (2 Bytes) Brightness level (1 Byte). General

    €54 (Avg Bid)
    €54 Keskimäär. tarjous
    7 tarjoukset

    ...STM32F103 and STP16CPC26XTR (16 channels led driver controller) The software can receive information via RS485 (serial port) and CAN BUS. You can receive 5 frames: Left Text (5 ASCII char) (5 bytes) Right Text (5 ASCIIchar) (5 bytes) State of linear bar, state of curved bar and state of arrows and central LEDs (2 Bytes) Brightness level (1 Byte). General

    €39 (Avg Bid)
    €39 Keskimäär. tarjous
    7 tarjoukset

    Verilog digital logic deisgn simple work

    €20 (Avg Bid)
    €20 Keskimäär. tarjous
    18 tarjoukset

    ...next character in the message into its ASCII code. ASCII (as mentioned in Chapter 4) assigns a unique integer value to each character. For example, the ASCII value for the letter A is 65, whereas the ASCII value for the letter B is 66. 2. Convert the ASCII value from decimal to binary. To support 256 distinct ASCII codes, we need to use eight binary dig...

    €4 / hr (Avg Bid)
    €4 / hr Keskimäär. tarjous
    18 tarjoukset

    I have Altera Verilog source code. This is crosspoing from Altera. Add a special feature (essential) to enable any one input (DI) to connect simultaneously to ALLoutputs (DO). Likely part would be EPM570T100I5. You can get source code follow link. [kirjaudu nähdäksesi URL:n]

    €40 (Avg Bid)
    €40 Keskimäär. tarjous
    16 tarjoukset

    ...the site. 3) Looking at the page [kirjaudu nähdäksesi URL:n], please notice that in the bottom-left block of text there are some non-ascii characters which are not being rendered correctly. These should be "curly" quotes I think. Let's make sure that our code will do the HTML-escaping needed to display these characters

    €130 (Avg Bid)
    €130 Keskimäär. tarjous
    14 tarjoukset

    I have a simple Verilog project. This is very simple. I attached a Logic diagram. Please reference this. Thanks for advance.

    €20 (Avg Bid)
    €20 Keskimäär. tarjous
    21 tarjoukset

    I want to Verilog programmer. This job i This is very simple. I attached image for logic. You can write code on QuartusII. and then the code must be compiled. Please check image and place bid. Thanks.

    €19 (Avg Bid)
    €19 Keskimäär. tarjous
    17 tarjoukset

    ...Show our character animated the way the original Demo character was animated - The character can be replaced by another before startup Available: - Sample FBX characters in ASCII FBX Format with Mesh, Skeleton, Skinning and Texture - Demo Scene - Runtime FBX loader code from Github Our Character Sample (Bodysize may vary among characters!) https://drive

    €473 (Avg Bid)
    €473 Keskimäär. tarjous
    11 tarjoukset

    Verilog and Quartus based programming. The project requires a working alarm clock with certain specifications to be met when certain switches are activated.

    €18 / hr (Avg Bid)
    €18 / hr Keskimäär. tarjous
    20 tarjoukset

    Program counter to be simulated with testbench and implemented on De0-cv fpga. Please see file for exact specificiations and criteria.

    €115 (Avg Bid)
    €115 Keskimäär. tarjous
    19 tarjoukset

    Design an Alarm Clock using Verilog and implement it on DE0-CV board using HEX display. Design Specifications for the Alarm Clock • Time should be displayed on the 6-digits of the 7-segment display (HHMMSS). o The left two digits will be the hour, middle two digits will display the minutes and the right two digits will display the seconds. (the period

    €107 (Avg Bid)
    €107 Keskimäär. tarjous
    13 tarjoukset

    We are looking for a System Verilog Training for few Engineers in our premises.

    €1747 (Avg Bid)
    €1747 Keskimäär. tarjous
    5 tarjoukset

    1. Search on the internet for 'point & figure technical analysis / charting packages'. 2. I would like the P&F charting program to take us input from an ASCII file with the following format - date stock open high low volume open_interest for each trading day; and 3. produce a point and figure chart based on various reversal options and price movements

    €291 (Avg Bid)
    €291 Keskimäär. tarjous
    10 tarjoukset

    I am currently working on enhancing an existing system to accommodate a machine vision size and color measurement functionality. The hardware configuration c...running Windows 10. I am looking for a party to review a set of captured images and develop the size and color measurement tools in OpenCV and configure the output for export in ASCII format.

    €422 (Avg Bid)
    €422 Keskimäär. tarjous
    16 tarjoukset

    Design Pipeline processor for RISC based instruction set on Xilinx ISE verilog for Spartan 3E board. Instruction set is given and we need certain kind of output based on designed assembly code. Code should be loaded on Instruction memory and it's already done. we have only 2 days for that but processor is 8bit and instruction is 16bit

    €88 (Avg Bid)
    €88 Keskimäär. tarjous
    8 tarjoukset

    ...maze-type game in a program writting the program in ASSEMBLER. The game should respond to keyboard input and move at least one character player avatar through a maze built with ASCII characters. The maze should have 3 levels only, once you pass one maze you pass to the next one. There is not time limit. There is not menu. It should be as simple as possible

    €40 (Avg Bid)
    €40 Keskimäär. tarjous
    4 tarjoukset

    ALU The ALU should be coded using these integer operations *, +, -, and /. Register File The register file must be implemented in a separate module. Hex display The hex display must be implemented using a function that converts digits to 7 segment display segments.

    €107 (Avg Bid)
    €107 Keskimäär. tarjous
    19 tarjoukset

    The task is to georeferencing lidar data (read from ascii file) (structure ascii/headline: laser_id azi intensity elev dis mode GPS_Week GPS_microseconds x y z pps gps_valid), using precise trajectory from ascii (structure ascii/headline: GPSTime Latitude Longitude H-Ell X-ECEF

    €160 (Avg Bid)
    €160 Keskimäär. tarjous
    10 tarjoukset
    Alarm clock Verilog Loppunut left

    Design an Alarm Clock using Verilog and implement it on DE0-CV board using HEX display.

    €162 (Avg Bid)
    €162 Keskimäär. tarjous
    15 tarjoukset

    i need to design 8 bit pipeline line processor in xilinx ISE. It should be in verilog. there is 3 type of instruction set.

    €76 (Avg Bid)
    €76 Keskimäär. tarjous
    5 tarjoukset