Suodata

Viimeisimmät hakuni
Suodatusperuste:
Budjetti
asti
asti
asti
Tyyppi
Taidot
Kielet
    Työn tila
    4,837 verilog ascii työtä löytyi, hinnoittelu EUR

    Require a post processor to take Velodyne LiDAR point cloud data (PCAP format) in the scanners coo...format) in the scanners coordinate system (SOCS) and convert to real world coordinates provided from a SBet (Smoothed Best Estimate of Trajectory) from the GPS/INS system (ASCII text). The data would be output in LAS format. Both files are time tagged.

    €986 (Avg Bid)
    €986 Keskimäär. tarjous
    8 tarjoukset
    Discourse Plugin Update 4 days left
    VARMENNETTU

    ...pull && /pups/bin/pups --stdin Already up-to-date. I, [2018-09-23T06:07:01.258185 #14] INFO – : Loading --stdin /pups/lib/pups/[login to view URL]:in split': invalid byte sequence in US-ASCII (ArgumentError) from /pups/lib/pups/[login to view URL]:inrun’ from /pups/bin/pups:8:in `’ 7bfaa7cccfa02ecadea2fc89e6ee2d54c5f813f8070f57d1babe4e40c688dee8 ** FAILED T...

    €31 (Avg Bid)
    €31 Keskimäär. tarjous
    4 tarjoukset

    Front End VLSI Design engineer Part Time in Bangalore Looking for expert FPGA Design engineer with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate

    €155 (Avg Bid)
    €155 Keskimäär. tarjous
    9 tarjoukset

    Front End VLSI Design engineer Part Time in Bangalore Looking for expert FPGA Design engineer with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate

    €124 (Avg Bid)
    €124 Keskimäär. tarjous
    2 tarjoukset

    The aim of the project is to design a BIST controller to insert and detect the faults (defect) like ...Read disturbance, Erase disturbance, Program disturbance, SAF, TF, ADF, CFs, TF, NPSF, Retention fault in FLASH memory by using BIST algorithm like March algorithm using verilog or VHDL in Xilinx or Modelsim. Need Simulation waveforms for the same.

    €353 (Avg Bid)
    €353 Keskimäär. tarjous
    2 tarjoukset

    ...pot. Use printf() over USB to output 3 groups of data: Generator data, Meter' results at threshold level and on-chip temperature ( ADC1_IN16 ) and Vbat ( ADC1_IN18 ), all in ASCII format as in this example: "Generator data:n" "Amplitude 3.0v Frequency 100Hz Duty Cycle 50% n" "Measurement data at Threshold 50% 1.65V n" "Amplitude 1.65v F...

    €2227 (Avg Bid)
    €2227 Keskimäär. tarjous
    13 tarjoukset

    i have a sdk for time attendance device. so can u check it how it acept the data from it ,(binary) and make same script in php (u n...sdk for time attendance device. so can u check it how it acept the data from it ,(binary) and make same script in php (u need just the part that get binary and convert to ascii) can u connect via team viewer and see

    €26 (Avg Bid)
    €26 Keskimäär. tarjous
    4 tarjoukset

    i have a sdk for time attendance device. idk in which language it is, i thik is asp net or c# idk,, so can u check it how it acept the data from it ,(binary) and make same... i thik is asp net or c# idk,, so can u check it how it acept the data from it ,(binary) and make same script in php (u need just the part that get binary and convert to ascii)

    €51 (Avg Bid)
    €51 Keskimäär. tarjous
    1 tarjoukset

    i have a sdk for time attendance device. so can u check it how it acept the data from it ,(binary) and make same script in php (u need just the part that get binary and ...sdk for time attendance device. so can u check it how it acept the data from it ,(binary) and make same script in php (u need just the part that get binary and convert to ascii)

    €21 (Avg Bid)
    €21 Keskimäär. tarjous
    6 tarjoukset

    ...php i cant get the binary , coz i see strange characters, few developer tried and they were not able to get it in php so is there a way to get that binary and convert to ascii or whatever u like and then save to a file or send to php or whatever, so i just want to recive binary and decode so i can see what info is there p.s HTTP request Content-type

    €54 (Avg Bid)
    €54 Keskimäär. tarjous
    9 tarjoukset

    Hi! I need some help with DSP48E1 verilog instantiation.

    €3 / hr (Avg Bid)
    €3 / hr Keskimäär. tarjous
    5 tarjoukset

    Need to create an INVOICES AND CREDIT NOTES FILE with FACTORS from Sage 50 Accounts ASCII character format.. The file must be in ASCII character format and must have a record length of 550 characters. It must consist of batches each containing a batch header and up to 999 batch items.

    €153 (Avg Bid)
    €153 Keskimäär. tarjous
    7 tarjoukset

    I need some help with selling my services. I am verilog/ matlab coder and I need customers . you find me a client , I write his/her code and you get paid %30 of the project budget

    €15 (Avg Bid)
    €15 Keskimäär. tarjous
    2 tarjoukset

    Need to create an INTERFACE FILE GUIDELINE with FACTORS from sage in ASCII character format.

    €132 (Avg Bid)
    €132 Keskimäär. tarjous
    3 tarjoukset

    I need to implement the project using fully parallel interleaver and QPP interleaver in FPGA platform. the language used for coding is Verilog and it is synthesized in Xilinx.

    €131 (Avg Bid)
    €131 Keskimäär. tarjous
    7 tarjoukset

    ...we want is either WordPress (WooCommerce) or PrestaShop. - Payment gateways should either be PayPlug, Stripe, or Braintree. - The file format for 3D cad files is .stl (both ASCII and binary formats) and also STEP files eventually, but not in the first release. Main Features - The website layout should be responsive while simple, fitting in a technical

    €7891 (Avg Bid)
    €7891 Keskimäär. tarjous
    75 tarjoukset

    ...i am looking for Electrical & Electronics engineer Mechanical Engineer Civil Engineer Engineers should be expert in following fields Arduino Matlab Raspberry Pi FPGA Verilog/VHDL Python PCB Design (Eagle/Altium) Solidworks AutoCAD if you are expert in any of above mentioned fields then you can place a bid. We will prefer fresh Freelancers but

    €32 (Avg Bid)
    €32 Keskimäär. tarjous
    112 tarjoukset

    Features: 1). read every ip segment from ascii format file 2). translate ip segment to every ip address 3). save every ip address to output ascii file Example: 1). [login to view URL] (input file) 192.168.1.0-[login to view URL] 192.169.1.0-[login to view URL] 5.5.5.0-5.5.3.58 2).[login to view URL] (output file) [login to view URL] [login to view URL] [login to view URL] &hellip...

    €9 - €17
    €9 - €17
    0 tarjoukset

    verilog coding using putty or terminal. if you are interested i will give more information.

    €115 (Avg Bid)
    €115 Keskimäär. tarjous
    27 tarjoukset

    I want help with system Verilog coding. I have a working code that I want revised a bit.

    €88 (Avg Bid)
    €88 Keskimäär. tarjous
    9 tarjoukset

    I need some changes to an existing website. Convert existing website to have ascii text files as the values if drop down lists

    €101 (Avg Bid)
    €101 Keskimäär. tarjous
    20 tarjoukset

    ...my exe program taken all tcp or upd protocol from server[all protocol coming gps navigation need just open all port only] by our software system [software already have ascii and hex decode] and post it a all value in a proper server page .[page build by php no need code on php just send all data by get method on a proper server page only]. need

    €166 (Avg Bid)
    €166 Keskimäär. tarjous
    5 tarjoukset

    mtech Verilog project

    €18 (Avg Bid)
    €18 Keskimäär. tarjous
    19 tarjoukset

    Write an extension, that, based on the number provided in a.x.y.z format builds me a frame, inside which a non ascii set of characters are inserted and displayed in the middle of editing a libreoffice writer document. These utf-8 strings would be pulled from a dictionary (or a database) uploaded by the coder, in the given extension.

    €91 (Avg Bid)
    €91 Keskimäär. tarjous
    3 tarjoukset

    looking for someone who can convert Open CL algorithm into FPGA Verilog project

    €153 (Avg Bid)
    €153 Keskimäär. tarjous
    7 tarjoukset

    Only experienced developer in FPGA mining and OpenCL GPU mining. I am looking for a freelancer who can convert Open CL algorithm into FPGA Verilog project.

    €2406 (Avg Bid)
    €2406 Keskimäär. tarjous
    15 tarjoukset

    we wish to Convert Altium Designer ver 10 Project files to Altium ASCII v5 format for import into EasyEDA. [login to view URL]

    €13 (Avg Bid)
    €13 Keskimäär. tarjous
    2 tarjoukset

    I need a small Python script to edit ASCII files based on input parameters. The ASCII files consist of structured text lines with date and time, and the script will need to shift the time (and possibly the date if the new time falls within the previous day or the following one) of lines within specific dates, based on given input parameters. The full

    €81 (Avg Bid)
    €81 Keskimäär. tarjous
    26 tarjoukset

    my company is going to build a website for the asic verification. we need a technical content writer who knows the Verilog, system Verilog,uvm and ovm industry subjects.

    €92 (Avg Bid)
    €92 Keskimäär. tarjous
    12 tarjoukset

    ...like OCR. 5. Editing is not allowed in any page. I want exact copy of notepad file same as jpg file. 6. Fonts- Times New Roman, Font style-Regular, Size-10 and encoding- ASCII character. 7. Incomplete work is not acceptable, No payment for incomplete work. 8. I will release my milestone payment only after checking your Quality Report. The time duration

    €7 / hr (Avg Bid)
    €7 / hr Keskimäär. tarjous
    9 tarjoukset

    implement Hough transform algorithm with FPGA with verilog in ISE input = 8*8 binary image

    €86 (Avg Bid)
    €86 Keskimäär. tarjous
    2 tarjoukset

    ...pic16f877a microcontroller, arduino projects with code, arduino projects for engineering students, arduino projects pdf, arduino projects 2018, arduino sprintf, arduino print ascii character, arduino serial write, arduino printf, arduino println f, arduino f() macro, arduino format string, arduino print vs println, write php code xsl file, arduino code

    €1270 (Avg Bid)
    Paikallinen
    €1270 Keskimäär. tarjous
    2 tarjoukset

    ...the mics into FPGA-board, and stream this recording to either SD-card or as some other type of output. I need consulting about the possible output-types, and then the HDL/Verilog coding to do the recording, convert PDM-to-PCM (16 bit) and output all 6 microphones Not sure I will be able to supply a remotely-accessible computer connected to the FPGA+mics

    €17 / hr (Avg Bid)
    €17 / hr Keskimäär. tarjous
    9 tarjoukset

    Hello, i need help with an assignment for verilog. Specifically I need to continue with an RISC-V ALU that I am required to make. Then after I am done with the executions, I need to make a Fetch, Decode and Writeback code. We can talk so I can explain more of the files given to us and for any questions. Some is the work that I have done so far. I am

    €111 (Avg Bid)
    €111 Keskimäär. tarjous
    12 tarjoukset

    Requirements: - Proficient in Verilog/VDHL and C/C++ - Experienced with Xilinx Vivado - Experienced in debugging on ILA/JTAG Preferred Qualifications: - Familiar with AXI interface - Familiar with wireless communication system VLNComm has several current working FPGA projects and one incomplete FPGA project in development on the topic of visible

    €3771 (Avg Bid)
    €3771 Keskimäär. tarjous
    27 tarjoukset

    ...Laptop SSD and then invoke our OpenCV toolset to process the same. Once the metrics have been generated within Open CV, we intend to export this string of five csv values, in ASCII format, to our automated sorting application. If this sounds like something that you might be interested in, please mail be back and advise me accordingly. If so, I can quickly

    €106 (Avg Bid)
    €106 Keskimäär. tarjous
    1 tarjoukset

    ...Laptop SSD and then invoke our OpenCV tools to process the same. Once the metrics have been generated within Open CV, we intend to export this string of five values, in csv / ASCII format, to our automated sorting application. If this sounds like something that you might be interested in, please mail be back and advise me accordingly. If so, I can prepare

    €9 (Avg Bid)
    €9 Keskimäär. tarjous
    1 tarjoukset

    Create a XML file from a LOG file in txt ascii format. The program has to able to fill XML using the following structure: <NewDataSet> <Data> <Date>020818</Date> <Time>153203</Time> <Latitude>-22.988853</Latitude> <Longitude>-69.067215</Longitude> <SpeedGPS>0.0</SpeedGPS> <HeadingGPS>0&...

    €97 (Avg Bid)
    €97 Keskimäär. tarjous
    36 tarjoukset

    Науково-дослідний проект в галузі неруйнівного контролю. ____________________________________________________________ Scientific research project in the field of non-destructive testing.

    €332 (Avg Bid)
    €332 Keskimäär. tarjous
    3 tarjoukset

    I know where the notes are, they are stored in a encryptedencoded format in one of the tables. I can extract them but the ascii text that makes the note data is all encoded by some hash or something. I need someone who is familiar with the method used to encode the data and can provide a method to decode DO NOT BID IF YOU HAVE NEVER WORKED WITH THIS

    €21 (Avg Bid)
    €21 Keskimäär. tarjous
    1 tarjoukset

    Verilog expert required for task on Digital Systems Deadline 2 Days Budget 30 usd. Details will be shared with interesting bidders

    €55 (Avg Bid)
    €55 Keskimäär. tarjous
    18 tarjoukset

    ...or otherwise: String test = "IN;IP;SP1;PU0,0;PD100,0,100,100,0,100,0,0;PU50,50;"; (I have the files HPGL files containing the commands) And it should send the string in ASCII chars to the plotter using the 'Android Developers' specificacions, somewhat like this: private void print(final UsbDeviceConnection connection, final UsbInterface usbInterface)

    €181 (Avg Bid)
    €181 Keskimäär. tarjous
    7 tarjoukset

    ...allows the user to adjust a number of variables via a USB serial port. I'm currently using an open source Terminal program called Terra term to talk to the device using a simple ASCII command e.g. A = 50.123 followed by a carriage return. There are 19 variables (A to T) which at the present time require the user to input a numeric value manually using the

    €356 (Avg Bid)
    €356 Keskimäär. tarjous
    19 tarjoukset

    ...INFILE, and then save into a log table the results (pull_log). Requirements: - The sftp key shall be retrieved from mysql - Transfer shall make sure the content is only text ascii - Files bigger than 20M shall be dropped (max size defined in config) - Post comments in the scripts (file2) Also, I need a another script I would call via jquery/Ajax with

    €160 (Avg Bid)
    €160 Keskimäär. tarjous
    10 tarjoukset

    ...fix what need to be fixed, for example shipment method now give only wholesale shipment method 2 type, need to add other option as well. in the end I need to receive clean ASCII file base on clean cod in order, the "." (point) should be always in order to same line in a row like attach txt file and some more instruction I will give. there is another

    €132 (Avg Bid)
    €132 Keskimäär. tarjous
    15 tarjoukset

    I need a script written to access a public domain API, to return data in an easily edited format, in ASCII (due to certain special characters) with as much data as possible. This, for the right skillset, should be a quick and easy job.

    €26 (Avg Bid)
    €26 Keskimäär. tarjous
    7 tarjoukset

    ...simple program that can take an XML file and update three values, creating a new XML file using additional data provided in a text file. 1.- Files required: .xml and .pos (ascii text file) Check attached files to identify structures 2.-Create a new XML with the same structure and fill it with data as described below 3.- Read Time in XML file and check

    €67 (Avg Bid)
    €67 Keskimäär. tarjous
    13 tarjoukset

    FPGA TCPIP implementation using Verilog

    €18 / hr (Avg Bid)
    €18 / hr Keskimäär. tarjous
    16 tarjoukset

    ...STM32F103 and STP16CPC26XTR (16 channels led driver controller) The software can receive information via RS485 (serial port) and CAN BUS. You can receive 5 frames: Left Text (5 ASCII char) (5 bytes) Right Text (5 ASCIIchar) (5 bytes) State of linear bar, state of curved bar and state of arrows and central LEDs (2 Bytes) Brightness level (1 Byte). General

    €53 (Avg Bid)
    €53 Keskimäär. tarjous
    7 tarjoukset

    ...STM32F103 and STP16CPC26XTR (16 channels led driver controller) The software can receive information via RS485 (serial port) and CAN BUS. You can receive 5 frames: Left Text (5 ASCII char) (5 bytes) Right Text (5 ASCIIchar) (5 bytes) State of linear bar, state of curved bar and state of arrows and central LEDs (2 Bytes) Brightness level (1 Byte). General

    €37 (Avg Bid)
    €37 Keskimäär. tarjous
    7 tarjoukset